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Boolean algebra, the branch of mathemat-
ics where variables can assume only true or
false value, is the theoretical basis of classical
computation. The analogy between Boolean
operations and electronic switching circuits,
highlighted by Shannon in 1938, paved the
way to modern computation based on elec-
tronic devices. The grow of computational
power of such devices, after an exciting expo-
nential -Moore’s trend, is nowadays blocked
by heat dissipation due to computational
tasks, very demanding after the chips minia-
turization. Heat is often a detrimental form
of energy which increases the systems en-
tropy decreasing the efficiency of logic oper-
ations. Here, we propose a physical system
able to perform thermal logic operations by
reversing the old heat-disorder epitome into
a novel heat-order paradigm. We lay the
foundations of heat computation by encod-
ing logic state variables in temperature and
introducing the thermal counterparts of elec-
tronic logic gates. Exploiting quantum ef-
fects in thermally biased Josephson junctions
(JJs), we propound a possible realization of a
functionally complete "dissipationless" logic.
Our architecture ensures high operation sta-
bility and robustness with switching frequen-
cies reaching the GHz.
The simplicity of Boolean algebra [1] is one of the
major motivations accounting for the development
of classical computation during last century. The
physical realization of mathematical operations de-
fined in a binary environment [i.e. 0 (false) and 1
(true)] requires to employ systems where the vari-
ables can acquire only two stable values. Usually,
this requirement is fulfilled through the use of elec-
tronic digital circuits implementing switching ele-
ments such as diodes and transistors [2, 3, 4]. Mod-
ern devices entrain control systems able to perform
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Figure 1: Thermal Logic Gates. a, Distinctive
shapes, logic truth tables of NOT, AND and OR ther-
mal logic gates (cold is the logic state 0 while hot is
the logic state 1) are depicted. b, Schematic representa-
tion of a generic thermal logic gate. The device consists
of two inputs (at temperature TA and TB , respectively)
controlling the heat flow between the power supply (at
temperature TP ) and the output (at temperature TC)
through a valve (red hourglass) by means of an actuator
(blue half-circumference). The output (Q˙OUT ) and loss
(Q˙loss) heat currents are shown.
logic operations without passing through electronic
interfaces or external calculus apparatus [5]. For
this reason logic architectures taking advantage of
different physical systems, such as: optics [6], flu-
idics [7, 8], pneumatics [9] and molecules [10], have
been developed. What makes a calculation scheme
appealing for technological applications is the opera-
tion speed. The most popular approach is quantum
computation [11], where coherent quantum states
exploit high-fidelity quantum bits (qubits) in order
to implement computation algorithms [12, 13, 14].
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Unfortunately, all logic architectures share one un-
escapable side effect: heat generation due to dissi-
pation [15, 16, 17]. Even the most efficient compu-
tation architecture dissipates a minimum amount of
heat estimated by Landauer fundamental limit [18].
Energy harvesting chases the storage and conversion
of ambient energy into autonomous new functions.
In this framework, recycling the already produced
heat to perform logic operations would allow to re-
cover part of lost power.
Here, we discuss the grounds of a thermal logic
by constructing a functionally complete architecture
[19] through the definition of thermal logic gates.
The latter employ temperature as logic state vari-
able which can acquire only two digital values: cold
(logic state 0) and hot (logic state 1). A thermal
logic device controls the energy flow between a reser-
voir and the output lead by means of a control mech-
anism (actuator) coupled to the input contacts. In
such systems, the balance between the transmitted
energy (which depends on the input temperatures
configuration) and the power losses defines the out-
put temperature (output logic state). The modula-
tion of electron heat currents in solid-state nanos-
tructures [20, 21] can be realized in the framework of
coherent caloritronics [22, 23, 24, 25]. Heat currents
are mastered by manipulating the superconducting
quantum phases across thermally-biased Josephson
junctions through the application of an external
magnetic flux [26, 27, 28, 29]. The latter can be
generated by taking advantage of another quantum
effect: thermoelectricity in temperature-biased nor-
mal metal-ferromagnetic insulator-superconductor
(N − FI − S) tunnel junctions [30, 31]. In this Ar-
ticle, we show how the marriage of these two quan-
tum effects develops a functionally complete ther-
mal logic. The proposed structure guarantees full
complementarity with low temperature electronic
computating systems. In particular, the N−FI−S
junctions allow to re-convert the thermal signals
into electrical ones. As a consequence, the design
of hybrid thermal/electrical systems (where areas
of the circuit perform electrical computation and
other thermal calculation) is possible. This possibil-
ity could pave the way to new computation concepts
and architectures.
Computation with Heat
The three main operations of Boolean algebra [1]
are: negation (NOT ), conjunction (AND) and dis-
junction (OR). All the other operations can be ob-
tained by a composition of them, i.e. they define a
functionally complete logic. Figure 1-a carries the
essence of thermal logic: the distinctive shapes and
the related truth tables of negation, conjuction and
disjunction thermal logic gates are shown. For in-
stance, the output temperature of a NOT thermal
logic gate is 1 (hot) when the input is 0 (cold), and
viceversa. The specific value of the two logic states
cold and hot only depends on the technology chosen
to realize the architecture.
The most generic concept of thermal logic gate
is a device with one or more binary temperature in-
puts that set the binary output. Such a system con-
sists of one or more thermal inputs that control the
heat current flowing through a valve connecting a
power supply to an output contact, as schematized
in Figure 1-b. The steady-state output tempera-
ture of such general device TC , i.e the result of the
logic operation, derives from the balance between
the output and loss heat currents. Therefore, it can
be calculated by solving the following equation:
Q˙OUT (TA, TB , TP , TC)− Q˙loss (TA, TB , TP , TC) = 0 (1)
where Q˙OUT is the heat current flowing through the
thermal valve, Q˙loss includes all the heat losses of
the device, TA and TB are the input temperatures,
and TP is the power supply temperature (always
kept at Thot). Note that the type of implemented
logic gate (OR, AND or NOT ) is exclusively de-
fined by the structure of the actuators.
In solid state structures, phonons are the capi-
tal carriers exclusively of heat, while electrons carry
both heat and charge. Since phonons are difficult to
control, up to now the advancements in phononics
[32] are less shattering than in electronics. There-
fore, the use of phonons for thermal logic operations
[33] is challenging. On the contrary, in coherent
caloritronics [22, 23, 24, 26, 27, 28, 29] electron heat
currents are precisely manipulated through the con-
trol of phases in superconducting mesoscopic cir-
cuits, such as superconducting quantum interfer-
ences devices (SQUIDs) [20, 21] and supercon-
ducting quantum intereference proximity transis-
tors (SQUIPT s) [28]. In such systems (i.e. metal
thin nanostructures) the vanishing Kapitza resis-
tance [20] ensures that the phonons of every ele-
ment are completely thermalized with the substrate
at a constant bath temperature Tbath. At low tem-
peratures (usually Tbath < 1K) the electron-phonon
coupling is weak [34]. As a consequence, the elec-
tron and phonon ensembles are in thermal disequi-
librium (i.e Te 6= Tph with Te and Tph electron and
phonon temperature, respectively) and the sum of
the power losses due to the electron-phonon ther-
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mal gradient in each element of the device Q˙e−ph
is the principal cause of heat losses in the system
(Q˙loss =
∑
i Q˙e−ph,i).
Phase-Tunable Thermal Logic
An ideal logic architecture requires the input and
output states to be identical variables (to allow for
scalable networks) and fully decoupled (to avoid
crosstalk).
Both requirements are fulfilled by the recently
proposed first fully-thermal caloritronic device, the
phase-tunable temperature amplifier (PTA) [35]. It
employs a thermal nano-valve (i.e. a temperature-
biased SQUIPT [28]) controlled by the magnetic
flux Φ resulting from the closed-circuit current gen-
erated by a low temperature thermoelectric element
(i.e. a N−FI−S tunnel junction) [30, 31, 38] closed
by a superconducting coil. This inductive cou-
pling guarantees an almost infinite input-to-output
impedance making the PTA and ideal fully-thermal
transistor when operated at unitary gain [35].
In the following we briefly introduce the
temperature-biased SQUIPT and the N − FI − S
junction, and we show how the synergy between
these two building blocks can be used to implement
a functionally complete thermal logic architecture.
The SQUIPT is composed of a superconducting
ring interrupted by a normal metal wire. The latter
acquires a superconducting character through the
superconducting proximity effect. A normal metal
tunnel probe acting as output lead is coupled to the
wire [36]. A magnetic flux Φ threading the ring
modulates the density of states (DOS) of the proxi-
mized wire [39, 40] and, as a consequence, the ther-
mal conductance between the wire and the tunnel
probe is periodic with the magnetic flux with pe-
riod Φ = Φ0 [28]. In particular, the heat current
is minimum (smaller than the power losses due to
electron-phonon coupling) for Φ = 0 (when the full
superconducting minigap is developed in the wire
DOS) and maximum for Φ = Φ0/2 (when the wire
shows a normal metalDOS). A detailed description
of the thermal nano-valve (SQUIPT ) can be found
in the Methods section.
On the other hand, a thermoeletric effect can be
generated by breaking the electron-hole symmetry
in the DOS of a conductor. In a superconduc-
tor, this condition can be accomplished by Zeeman
spin-splitting the DOS through an exchange field
and spin-filtering the quasiparticles [30]. Both the
mechanisms can be provided by a single ferromag-
netic insulator layer of a N − FI − S junction. A
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Figure 2: NOT Logic Gate. a, Thermal schematic:
an actuator (blue half-circumference) at input temper-
ature TA controls through an normally open valve (red
hourglass) the heat flow from the power supply (at tem-
perature Thot) to the output (at temperature TC). The
output (Q˙OUT ) and loss (Q˙loss) thermal currents are
shown. b, Schematic of the coherent caloritronic realiza-
tion: thermoelectric elements are constituted of a metal
(orange), a ferromagnetic insulator (gray) and a super-
conductor (blue). The blue spirals depict the supercon-
ducting coils LA and LO. The SQUIPT is composed
of a superconductor ring (red) interrupted by a metal
wire (orange) tunnel-coupled to a metal probe (green)
through a thin insulator (gray). c, Output temperature
TC and output logic state C versus the logic input config-
uration for Tcold = Tbath = 100 mK and Thot = 150 mK.
The output temperature TC for optimum (squares) and
fluctuating (lines) input is shown.
temperature gradient between the normal metal and
the superconductor produces a thermoelectric sig-
nal: an open circuit thermovoltage VT in the See-
beck regime or a closed circuit thermocurrent IT in
the Peltier regime [30, 31, 38]. A detailed descrip-
tion of the thermoelectric element can be found in
the Methods.
The controlling system (actuator) is realized by
shorting the thermoelectric element with a super-
conducting coil that inductively controls the ther-
mal valve, as depicted in Figure 1-b. This allows
to design different "dissipationless" thermal logic
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gates, because the energy used for the logic oper-
ation comes from otherwise lost power, and the dis-
sipation in the actuation electric system is zero (the
current flows in a superconducting coil).
Negation Logic Gate - NOT
The thermal inverter logic gate NOT can be in out-
line conceived as a normally open valve, as depicted
in Figure 2-a. In this way, when TA = Tcold (input
logic state 0) a thermal current flows through the
valve and the output temperature is TC = Thot (out-
put logic state 1). The energization of the actuator
interrupts the flow of heat current from the power
supply to the output lead and, as a consequence, the
output temperature TC lowers to TC = Tcold = Tbath
(output logic state 0). This can be realized by con-
trolling a temperature-biased SQUIPT (thermal
valve) through two N − FI − S junctions shorted
by two coils: one connected to the input TA while
the other always kept at Thot (see Figure 2-b). The
total magnetic flux threading the superconducting
ring ΦNOT (TA) is the sum of the contributions due
to the opening ΦO and the input ΦA coil, and it
takes the form:
ΦNOT (TA) = ΦO(Thot) + ΦA(TA) =
= MOIT,O(Thot) +MAIT,A(TA),
(2)
whereMi (with i = O,A) is the mutual inductance
between the superconducting ring and the opening
LO or input coil LA, and IT,i is the thermocur-
rent generated by the opening or input thermoelec-
tric element. The mutual inductance Mi is chosen
in order to have maximum conduction through the
valve when Ti = Thot, i.e Φi(Thot) = Φ0/2 (with
i = O,A). In summary, the behavior of the NOT
thermal logic gate is expressed by the following sys-
tem:
ΦNOT (TA) =
{
Φ0
2
+ 0 if TA = Tcold =⇒ TC = Thot
Φ0
2
+ Φ0
2
if TA = Thot =⇒ TC = Tcold.
(3)
The opening coil LO provides a constant contri-
bution Φ0/2 to the flux. As consequence, when
TA = Tcold the input coil does not give any contri-
bution to the total flux and the SQUIPT conducts
(TC = Thot), while for TA = Thot the total flux is
ΦNOT = Φ0 and the heat current through the valve
is almost completely suppressed (TC = Tcold).
In our setting, we define as logic state 0 the tem-
peratures ranging from 100 to 105 mK (with opti-
mum value Tcold = 100 mK) and logic state 1 the
temperatures in the range 120− 150 mK (with op-
timum value Thot = 150 mK). In order to demon-
strate the feasibility of our architecture we employ
a Cu-EuS-Al tunnel-junction [38] as thermoelectric
element and an Al-based SQUIPT with a Cu out-
put electrode as thermal nano-valve [28, 36]. Fur-
ther details on materials and geometry can be found
elsewhere [35].
The output characteristic of the thermal inverter
is shown in Figure 2-c. For an ideal logic input 0
(TA = 100 mK) the output temperature is TC =
142 mK, while for logic input 1 (TA = 150 mK) the
output becomes TC = 100 mK. Fluctuations on the
order of 10% around the optimum input signal value
produce variations of TC that do not compromise
the correct operation of the system as shown in the
same figure.
Conjunction Logic Gate - AND
The thermal conjuction logic gate AND can be rep-
resented as a valve which is always closed, except
when both actuators are energized (TC = Thot only
if TA = TB = Thot), as depicted in Figure 3-a. In
the coherent caloritronic realization, the heat flow
across a temperature-biased SQUIPT is modulated
by means of the total magnetic flux ΦAND(TA, TB)
generated by the coils LA and LB shorting two ther-
moelectric elements (input leads) at temperature TA
and TB. The total magnetic flux threading the su-
perconducting ring is the sum of the contribution
due to the two inputs (ΦA and ΦB) and is given by:
ΦAND(TA, TB) = ΦA(TA) + ΦB(TB) =
= MAIT,A(TA) +MBIT,B(TB),
(4)
where Mi (with i = A,B) is the mutual induc-
tance between the superconducting ring and the in-
put coils Li, and IT,i is the thermocurrent gener-
ated by the input thermoelectric elements. Both
mutual inductances Mi are chosen in order to have
Φi(Thot) = Φ0/4 (with i = A,B). As a consequence,
the behavior of the AND thermal logic gate can be
summarized by the following system:
ΦAND(TA, TB) =
0 + 0 if TA = Tcold, TB = Tcold =⇒ TC = Tcold
0 + Φ0
4
if TA = Tcold, TB = Thot =⇒ TC = Tcold
Φ0
4
+ 0 if TA = Thot, TB = Tcold =⇒ TC = Tcold
Φ0
4
+ Φ0
4
if TA = Thot, TB = Thot =⇒ TC = Thot.
(5)
When TA = TB = Tcold [input logic state (A,B) =
(0, 0)] the input coils do not generate any magnetic
flux (ΦAND = 0), thereby the thermal conductance
of the SQUIPT is almost zero (TC = Tcold) (out-
put logic state 0). If a single actuator is active, i.e.
TA = Thot or TB = Thot with the other input at
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Figure 3: AND Logic Gate. a, Thermal schematic: two actuators (blue half-circumferences) at input temper-
ature TA and TB control through a valve (red hourglass) the heat flow between the power supply (at temperature
Thot) and the output (at temperature TC). The output (Q˙OUT ) and loss (Q˙loss) thermal currents are shown. b,
Schematic of the coherent caloritronic realization: thermoelectric elements are constituted of a metal (orange),
a ferromagnetic insulator (gray) and a superconductor (blue). The blue spirals depict the superconducting coils
LA and LB . The SQUIPT is composed of a superconductor ring (red) interrupted by a metal wire (orange)
tunnel-coupled to a metal probe (green) through a thin insulator (gray). c, Output temperature TC and output
logic state C versus the logic input configuration for Tcold = Tbath = 100 mK and Thot = 150 mK. The output
temperature TC for optimum (squares) and fluctuating (lines) input is shown.
Tcold, the total magnetic flux driving the SQUIPT
is ΦAND = Φ0/4. Therefore, the nano-valve is still
almost completely closed [28, 35] and TC = Tcold
(output logic state 0). For TA = TB = Thot the total
magnetic flux is ΦAND = Φ0/2 and the SQUIPT
fully conducts. As a consequence, the output logic
state is 1 (TC = Thot).
For the numerical demonstration of the behav-
ior of the thermal conjunction we employ the same
materials and geometry used for the NOT gate
[35]. Figure 3-c illustrates the transfer character-
istic of the AND logic gate. In the case of partially
conducting SQUIPT [i.e. for (A,B) = (1, 0) or
(A,B) = (0, 1)], a small heat current flows from the
power supply to the output electrode and the TC is
slightly larger than for (A,B) = (0, 0). In all cases,
the output temperature resides within the range of
logic state 0 (100− 105 mK), because the electron-
phonon coupling is large enough to partially com-
pensate the effect of the heat current reaching the
output (see Methods).
Disjunction Logic Gate - OR
The working principle of the thermal disjunction
logic gate OR is resumed in Figure 4-a, where the
parallel connection of two normally closed valves
(TC = Tcold when TA = TB = Tcold) allows the
heat flow from the power supply at temperature
TP = Thot to a common output electrode. The
heating of at least one actuator (TA = Thot and/or
TB = Thot) opens a conduction channel to the out-
put (TC = Thot). A possible practical realization is
constituted of two SQUIPT s sharing the same out-
put electrode, as schematized in Figure 4-b. Each
thermal nano-valve is controlled by the magnetic
flux (ΦA or ΦB) generated by a thermoelectric ele-
ment connected to the input electrode (at tempera-
ture TA or TB). The magnetic flux ΦOR effectively
controlling the OR logic gate can be defined as:
ΦOR(TA, TB) = ΦA(TA) ∨ ΦB(TB) =
= MAIT,A(TA) ∨MBIT,B(TB),
(6)
whereMi (with i = A,B) is the mutual inductance
between the superconducting ring and the input coil
Li, and IT,i is the thermocurrent generated by the
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Figure 4: OR Logic Gate. a, Thermal schematic: two actuators (blue half-circumferences) at input temperature
TA and TB control through two valves (red hourglasses) the heat flow from the power supply (at temperature Thot)
to the output (at temperature TC). The output (Q˙OUT ) and loss (Q˙loss) thermal currents are shown. b, Schematic
of the coherent caloritronic realization: thermoelectric elements are constituted of a metal (orange), a ferromagnetic
insulator (gray) and a superconductor (blue). The blue spirals depict the superconducting coils LA and LB . The
SQUIPT s are composed of a superconductor ring (red) interrupted by a metal wire (orange) tunnel-coupled to a
metal probe (green) through a thin insulator (gray). c, Output temperature TC and output logic state C versus
the logic input configuration for Tcold = Tbath = 100 mK and Thot = 150 mK. The output temperature TC for
optimum (squares) and fluctuating (lines) input is shown.
input thermoelectric elements. The mutual induc-
tanceMi is chosen in order to have Φi(Thot) = Φ0/2
(with i = A,B). In summary, the OR thermal logic
gate works as follows:
ΦOR(TA, TB) =
0 ∨ 0 if TA = Tcold, TB = Tcold =⇒ TC = Tcold
0 ∨ Φ0
2
if TA = Tcold, TB = Thot =⇒ TC = Thot
Φ0
2
∨ 0 if TA = Thot, TB = Tcold =⇒ TC = Thot
Φ0
2
∨ Φ0
2
if TA = Thot, TB = Thot =⇒ TC = Thot.
(7)
For TA = TB = Tcold [input logic state (A,B) =
(0, 0)], both input coils do not generate any mag-
netic flux (ΦOR = 0), therefore both SQUIPT s are
shut (TC = Tcold) and the output logic state is 0.
When at least one actuator is active, i.e. TA = Thot
or TB = Thot, there is heat flowing to the output
electrode and TC = Thot (output logic state 1).
The behavior of the thermal disjunction is nu-
merically determined by employing the same ma-
terials and geometry used for negation and conjuc-
tion gates [35]. The transfer characteristic of the
OR logic gate is resumed in Figure 4-c. When only
one actuator is energized [i.e. for (A,B) = (1, 0)
or (A,B) = (0, 1)], only the heat current flowing
throug one valve reaches the output electrode and
the optimal output temperature is TC = 142 mK
(for further details see the Methods). In the case of
(A,B) = (1, 1), the thermal current flowing through
both SQUIPT s arrive at the output; as a conse-
quence, the output temperature is higher than in
the previous cases (TC = 145 mK).
Operation temperature, speed, fan-
out and compatibility
Temperature is the fundamental working param-
eter for phase-tunable thermal logic, because
the grounding physical mechanisms of coherent
caloritronics, such as electron-phonon coupling and
superconducting pairing potential, strongly depend
on both phonon and electron temperatures. For ex-
ample, the working speed of such logic gates is lim-
ited by the thermalisation of the electrons with the
lattice phonons, because typically the characteris-
tic time constant of the inductive coupling is much
shorter. Therefore, at first approximation, the logic
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Figure 5: Temperature dependence of the logic
architecture. a, Maximum operation frequency as a
function of the bath temperature Tbath. Inset: fan-out as
a function of the phonon temperature Tbath. b, Output
Temperature TC versus the input configuration (A,B)
of an AND logic gate for Tbath = 0.5, 1, 2 K. The out-
put signal for optimum (squares) and fluctuating (lines)
input is shown.
working speed depends on the threshold tempera-
ture Tcold = Tbath [34]. In the limit of clean metals
(employed as output electrode in our architecture)
the electron-phonon relaxation time is given by [34]:
τe−ph =
k2BvF
0.34ΣT 3bath
(8)
where kB is the Boltzmann constant, vF is the
Fermi velocity, and Σ is the electron-phonon cou-
pling constant of the metal output lead. Therefore,
the maximum operation frequency (f = 1/τe−ph) is
limited by the phonon temperature, as depicted in
Figure 5-a. For Tcold = 100 mK (which was used
up to now), the operation frequency f is limited
to about 100 KHz. By employing superconductors
with higher critical temperature, such as vanadium
(TV = 5.38K) and niobium (TNb = 9.3K), the oper-
ation temperature can be increased, and f reaches-
values on the order of a few GHz.
Although we demontrated a thermal logic archi-
tecture working at temperatures higher than 1 K
(see Figure 5-b), for logic state 1 the output tem-
perature is drastically suppressed compared to Thot,
and the separation between Tcold and Thot results
to be very small (a few mK). We introduce the fan-
out, namely the number of series logic gates properly
working without the necessity of signal amplification
(see the inset of Figure 5-a). It is calculated by us-
ing the output heat of a device (in logic state 1) as
input signal for the next logic gate until TC for state
1 resides in the correct temperature range. At high
temperature every logic gate requires an amplifica-
tion of the output signal, therefore the temperature
amplifier [35] becomes integral part of the device.
On the contrary, at low temperatures the fan-out
rises. For example, in the case of Tcold = 100 mK it
is possible to connect, in principle, 3 devices before
amplification.
Here, we have demonstrated the proof of prin-
ciple of a new phase-tunable thermal logic by em-
ploying the simplest and most common geometry
in hybrid nanostructures. However, the perfor-
mances of our architecture (speed and fan-out) can
be drastically improved by using only supercon-
ducting materials, because the thermal losses due
electron-phonon coupling drastically decrease [34].
For instance, fully superconducting thermal mem-
ories working up to about 10 K at frequencies up
to tens of GHz have been proposed [41]. In order
to speed up our system and increase the fan-out,
thermoeletric elements based on S − FI − S′ tun-
nel junctions (with ∆S > ∆S′) [42] and fully su-
perconducting temperature-biased SQUIPT s [28]
could be employed.
Finally, we would like to highlight that phase-
tunable thermal logic could be used in synergy
with other computation approaches. It can utilize
the unavoidable heat generated by dissipation in
other logic architectures in order to increase the to-
tal calculating capacity and to decrease the energy
consuption. For instance, the employed materials
and geometry are fully compatible with standard
low temperature semiconductor-based technologies
and quantum computation architectures. There-
fore, phase-tunable thermal logic could represent a
fertile field for the growth of new and more efficient
combined computation systems.
Methods
Thermal valve - SQUIPT
Electronic thermal currents flowing from a power
supply to an output electrode through a tunnel bar-
rier are given by [34]:
Q˙OUT (TP , TC) =
=
2
e2RT
∫ ∞
0
NP (E)NC(E) [f0(E, TP )− f0(E, TC)]EdE
(9)
where TP/C is the temperature of the power supply
or the output lead, e is the electron charge, RT is
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the normal state tunnel resistance, NP/C is the re-
duced DOS for the power supply or the output lead
and f0(E, T ) = [1 + exp(E/kBT )]−1 is the Fermi
distribution of the quasiparticles.
The thermal valve is a device which controls the
flow of a heat current by opening and closing a
passageway. The thermal current is modulated by
tuning the DOS of (at least) one of the two elec-
trodes [28]. For simplicity, in the following we as-
sume an output electrode made of a normal metal
with NC(E) = 1 and we tune the DOS of the power
supply electrode NP (E). This can be realized by
placing a normal metal wire in good electric con-
tact with a superconducting ring (S). The super-
conducting properties acquired by the wire through
the proximity effect [43] can be modulated by a
magnetic flux Φ threading the superconducting loop
[36, 39, 40, 44]. The DOS of the wire NP =
∣∣< [gR]∣∣
is the real part of the retarded Green’s function gR
[45] obtained by solving the one-dimensional Usadel
equation [46]. In the limit of short junction (i.e.
when ETh = h¯D/l2  ∆0S , where ETh is the Thou-
less energy, h¯ is the reduced Planck constant, D is
the wire diffusion coefficient, l is the length of the
wire and ∆0S is the zero-temperature superconduct-
ing energy gap of the ring) the proximity effect is
maximized, and the DOS can be explicitly written
[28, 36]:
NP (E,Φ) =
∣∣∣∣∣∣∣∣<
 E − iEThγgs√
(E − iEThγgs)2 +
[
EThγfs cos
(
piΦ
Φ0
)]2

∣∣∣∣∣∣∣∣ .
(10)
Above, γ = RP /Rint is the transmissivity of the
S − P contact (where RP is the resistance of the
metal wire and Rint the resistance of the S − P
interface), gS(E) = E+iΓS√
(E+iΓS)2−∆2S
and fS(E) =
∆S√
(E+iΓS)2−∆2S
are the coefficients of the phase-
independent and phase-dependent parts of proxi-
mized DOS (where ΓS is the Dynes broadening pa-
rameter [47] and ∆S is the BCS energy gap [48]),
and Φ0 ' 2.0678 × 10−15 Wb is the magnetic flux
quantum. The periodic behavior of NC(E,Φ) in the
magnetic flux (with periodicity Φ = Φ0) results in a
heat current Q˙OUT (TP , TC) with the same periodic
dependence on Φ.
For a given supply temperature TP , the steady-
state temperature of the output electrode TC is ob-
tained by solving the following energy balance equa-
tion:
−Q˙OUT (TP , TC ,Φ) + Q˙e−ph,C(TC , Tbath) = 0. (11)
The electron-phonon coupling takes the form
Q˙loss,C = Q˙e−ph,C(TC , Tbath) = Σ V (TnC − Tnbath),
where Σ is the electron-phonon coupling constant,
V is the volume of the output eletrode and the expo-
nent n depends on the disorder of the system [34].
For metals, in the clean limit n = 5, while in the
dirty limit n = 4, 6 [28]. From Equation 11 descends
that the temperature on the right side of the tunnel
junction TC inherits the same dependence on Φ of
NC and Q˙OUT (i.e. TC shows a minimum for Φ = 0
and maximum around Φ = Φ0/2).
Actuation system
Since the nano-valve (SQUIPT ) is controlled by
a magnetic flux, it is necessary a temperature-to-
flux conversion mechanism in the actuation system.
This is realized by a thermoelectric element shorted
by a superconducting coil.
Electron-hole asymmetry in the quasiparticle
DOS is the key ingredient for thermoelectricity
[37]. In superconductors it can be accomplished
by spin-splitting the DOS through an exchange
field hex and by selecting a specific spin species
through the coupling of the superconductor to a
spin-polarized element [30]. Both requirements are
satisfied by a normal metal-ferromagnetic insulator-
superconductor (N − FI − S) junction, where the
ferromagnetic element produces both the exchange
field hex and the polarization P = (G↑−G↓)/(G↑+
G↓) [whereG↑ andG↓ are the spin up and spin down
conductances] [49, 50]. For a superconductor thin-
ner than the coherence length ξ0, the spin-splitted
DOS can be assumed to be spatially homogeneous
[51] and written [52]:
N↑,↓(E) =
1
2
∣∣∣∣∣<
[
E + iΓ± hex√
(E + iΓ± hex)2 −∆2
]∣∣∣∣∣ , (12)
where E is the energy, Γ is the Dynes broadening
parameter, and ∆(T, hex) is the superconducting or-
der parameter, which is calculated self-consistently
from the BCS equation [52]:
ln
(
∆0
∆
)
=
∫ h¯ωD
0
f+(E, T ) + f−(E, T )√
E2 + ∆2
dE. (13)
Above, ∆0 is the zero-temperature su-
perconducting gap, ωD is the Debye fre-
quency of the superconductor and f±(E, T ) ={
1 + exp
[(√
E2 + ∆2 ∓ hex
)
/kBT
]}−1 is the Fermi
distribution of the spin-polarized electrons.
The thermocurrent originated by keeping N at a
temperature TA and the other two elements (FI and
S) at the bath temperature Tbath takes the form:
IT (TA, Tbath) =
=
1
eRT
∫ ∞
−∞
[N+(E) + PN−(E)] [fN (E, TA)− fS(E, Tbath)] dE,
(14)
where RT is the tunnel resistance in the nor-
mal state, N±(E) = N↑(E) ± N↓(E) and
fN,S(E, TA,bath) = [1 + exp (E/kBTA,bath)]
−1 is the
Fermi distribution of the metal or the superconduc-
tor. The resulting magnetic flux which threads the
superconducting ring is:
Φ(TA, Tbath) = MIT (TA, Tbath) = k
√
LALSIT (TA, Tbath),
(15)
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where M is the mutual inductance, k ≤ 1 is the
coupling coefficient, LA is the inductance of the coil
shorting the N − FI − S junction and LS is the
geometric inductance of the superconducting ring.
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